



# Course Specification

## (Bachelor)

<b>Course Title</b>	Logic Design
<b>Course Code:</b>	CEN 1251
<b>Program:</b>	Bachelor in Computer Science
<b>Department:</b>	Computer Science
<b>College:</b>	Faculty of Computers and Information Technology
<b>Institution:</b>	University of Tabuk
<b>Version:</b>	1.0
<b>Last Revision Date:</b>	27 July 2022

## Table of Contents

A. General information about the course:	3
B. Course Learning Outcomes (CLOs), Teaching Strategies and Assessment Methods	4
C. Course Content	4
D. Students Assessment Activities	5
E. Learning Resources and Facilities	5
F. Assessment of Course Quality	5
G. Specification Approval	6



## A. General information about the course:

### 1. Course Identification

1. Credit hours: ( 3 )

#### 2. Course type

- A. ☐ University ☐ College ☒ Department ☐ Track ☐ Others
- B. ☒ Required ☐ Elective

3. Level/year at which this course is offered: 4 / 2

#### 4. Course general Description:

This course covers the following topics, Digital systems and Binary Numbers: Binary Numbers, Number Base Conversions, Octal and Hexadecimal Numbers, Complements, Signed Binary Numbers, Binary Codes, Binary Storage and Registers, Binary Logic. Boolean Algebra and Logic Gates. Gate-Level Minimization. Combinational Logic. Synchronous Sequential Logic. Registers and Counters

#### 5. Pre-requirements for this course (if any):

MATH1102

#### 6. Co-requisites for this course (if any):

N/A

#### 7. Course Main Objective(s):

- Identify basic different number systems.
- Comprehend the fundamentals of Boolean algebra and logic gates.
- Analyze and minimize logic circuits.
- Explain the behavior of a combinational circuit
- Explain the behavior of a sequential circuit





- Design combinational and sequential circuits

## 2. Teaching mode (mark all that apply)

No	Mode of Instruction	Contact Hours	Percentage
1	Traditional classroom	60	100%
2	E-learning		
3	Hybrid <ul style="list-style-type: none"> <li>● Traditional classroom</li> <li>● E-learning</li> </ul>		
4	Distance learning		

## 3. Contact Hours (based on the academic semester)

No	Activity	Contact Hours
1.	Lectures	30
2.	Laboratory/Studio	30
3.	Field	
4.	Tutorial	
5.	Others (specify)	
Total		

## B. Course Learning Outcomes (CLOs), Teaching Strategies and Assessment Methods

Code	Course Learning Outcomes	Code of PLOs aligned with program	Teaching Strategies	Assessment Methods
1.0	Knowledge and understanding			





Code	Course Learning Outcomes	Code of PLOs aligned with program	Teaching Strategies	Assessment Methods
1.1	Use set theory and logic in the solution of computing problems	K1,K2	• Lectures	● Exams
1.2	Understand the requirements of the problems	K1	• Lab sessions	● Quizzes
1.3	Understand the hardware implementation of the instruction set architecture using logic gate	K2,K4	• Class Discussions	● HomeWork ● Labwork
2.0	<b>Skills</b>			
2.1	Design combinational components based on Boolean Algebra theory.	S2,S3	• Lectures	● Exams
2.2	Design sequential components based on the concept of finite state machine.	S2,S3	• Lab sessions • Class Discussions	● Quizzes ● HomeWork ● Labwork
3.0	<b>Values, autonomy, and responsibility</b>			
3.1				
3.2				
...				

### C. Course Content

No	List of Topics	Contact Hours
1.	<ul style="list-style-type: none"> <li>● Binary Systems: Number Base Conversions.</li> <li>● Lab: Introduction to LAB equipment and rules</li> </ul>	4
2.	<ul style="list-style-type: none"> <li>● Complements, Binary Codes, Binary Storage and Operations.</li> <li>● Lab: Implementing basic logic gates</li> </ul>	4
3.	<ul style="list-style-type: none"> <li>● Boolean Algebra and Logic Gates, Basic Theorems and Boolean Functions</li> <li>● Lab: Implementation Basic Theorems of Boolean Algebra</li> </ul>	4





4.	<ul style="list-style-type: none"> <li>● Canonical and Standard Forms, Other Logic Operations.</li> <li>● Lab: Implementing Canonical and Standard Forms of Boolean Functions</li> </ul>	4
5.	<ul style="list-style-type: none"> <li>● Digital Logic Gate (part 1)</li> <li>● Lab: Implementation of Boolean function with gates</li> </ul>	4
6.	<ul style="list-style-type: none"> <li>● Digital Logic Gate (part 2)</li> <li>● Lab: Implementing Digital Logic Gate</li> </ul>	4
7.	<ul style="list-style-type: none"> <li>● Gate-Level Minimization (part 1)</li> <li>● Lab: Implementing the simplified Boolean function</li> </ul>	4
8.	<ul style="list-style-type: none"> <li>● Gate-Level Minimization (part 2)</li> <li>● Lab: Implementing the above topic</li> </ul>	4
9.	<ul style="list-style-type: none"> <li>● The Map Method: Two and Three Variable Map</li> <li>● Lab: Implementing the Karnaugh Map method</li> </ul>	4
10.	<ul style="list-style-type: none"> <li>● Four Variable Map Method</li> <li>● Lab: Implementing the Boolean function with Four Variable using Karnaugh Map Method</li> </ul>	4
11.	<ul style="list-style-type: none"> <li>● Combinational Logic, Combinational Circuits, Analysis Procedure.</li> <li>● Lab: Implementing Combinational Circuits</li> </ul>	4
12.	<ul style="list-style-type: none"> <li>● Analysis Procedure and Design Procedure.</li> <li>● Lab: Implementing Combinational Circuits</li> </ul>	4
13.	<ul style="list-style-type: none"> <li>● Arithmetic Circuits: Binary Adder and Subtractor</li> <li>● Lab: Implementing Binary Adder and Subtractor circuits</li> </ul>	4
14.	<ul style="list-style-type: none"> <li>● Comparators</li> <li>● Lab: Implementing Comparators circuit</li> </ul>	4
15.	<ul style="list-style-type: none"> <li>● Synchronous Sequential Logic</li> <li>● Lab: Implementing Synchronous Sequential Logic circuit</li> </ul>	4
Total		60



## D. Students Assessment Activities

No	Assessment Activities *	Assessment timing (in week no)	Percentage of Total Assessment Score
1.	HomeWork , Quizzes	2-15	10%
2.	LabWork	2-15	20%
3.	Mid-Exam 1	6 or 7	15%
4.	Mid-Exam 2	11 or 12	15%
5.	Final Exam	16	40%
...			

\*Assessment Activities (i.e., Written test, oral test, oral presentation, group project, essay, etc.).

## E. Learning Resources and Facilities

### 1. References and Learning Resources

Essential References	<ul style="list-style-type: none"> <li>● Digital Design, 4/E . Mano &amp; Ciletti ©2007 Prentice Hall, ISBN-10: 0131989243   ISBN-13: 9780131989245.</li> </ul>
Supportive References	<ul style="list-style-type: none"> <li>● Logic and Computer Design Fundamentals, 4/E . M. Morris Mano , Charles Kime , ISBN-10: 013198926X, ISBN-13: 9780131989269, Publisher: Prentice Hall, 2008</li> <li>● • Digital Design: Principles and Practices, 4/E . Wakerly ©2006   Prentice Hall , ISBN-10: 0131863894   ISBN-13: 9780131863897</li> </ul>
Electronic Materials	<ul style="list-style-type: none"> <li>● Faculty members websites</li> <li>● Blackboard Platform</li> </ul>
Other Learning Materials	

### 2. Required Facilities and equipment

Items	Resources
<b>facilities</b>  (Classrooms, laboratories, exhibition rooms, simulation rooms, etc.)	<b>Classroom , Logic Design Laboratory</b>



Items	Resources
<b>Technology equipment</b> (projector, smart board, software)	projector
<b>Other equipment</b> (depending on the nature of the specialty)	

## F. Assessment of Course Quality

Assessment Areas/Issues	Assessor	Assessment Methods
Effectiveness of Teaching	Faculty, Program Leaders, and Advisory Board	Both Direct and Indirect
	Students	Indirect
Effectiveness of Students Assessment	Faculty, Program Leaders, Advisory Board, and Independent Opinion	Both Direct and Indirect
Quality of Learning Resources	Faculty, Students, and Advisory Board	Indirect
The Extent to which CLOs have been Achieved	Faculty, Program Leaders, Advisory Board, and Independent Opinion	Direct (as in section B) and Indirect/Surveys
	Students	Indirect
Other	-	-

**Assessors** (Students, Faculty, Program Leaders, Peer Reviewer, Others (specify))

**Assessment Methods** (Direct, Indirect)

## G. Specification Approval

COUNCIL /COMMITTEE	
REFERENCE NO.	
DATE	

